3

7 8

9

10

## WHAT IS CLAIMED:

_	_	-		
7	-	Λ.	OTIGE OM	aamari aina
i i		_	5 V 5 L E III	comprising:
-			~ / ~ ~ ~	

- a central processing unit operating in response to a set of instructions for processing information;
- an interface for providing access to selected circuitry forming a part of said system on a chip by an external device; and
  - a set of non-volatile programmable security elements for selectively enabling and disabling the operation of said interface to provide a private environment for processing said information.
- The system of Claim 1 wherein said interface comprises
   a JTAG port.
- The system of Claim 1 wherein said interface comprises
   an in-circuit emulation port.
- 1 4. The system of Claim 1 wherein said interface comprises 2 a port allowing said external device to observe an internal 3 state of said integrated circuit.
- 1 5. The system of Claim 1 and further comprising boot
- 2 memory for storing security initialization code, said
- 3 security initialization code selectively enabled by
- 4 programming said set of programmable elements.
- 1 6. The system of Claim 5 and further comprising boot
- 2 memory for storing security initialization code, said
- 3 security initialization code selectively enabled by
- 4 programming said set of programmable elements.

-`CS

- 1 7. The system of Claim 1 and further comprising a cache
- 2 associated with said central processing unit, said cache
- 3 including a selected number of lockable entries for storing
- 4 secure information.
- 1 8. The system of Claim 1 and further comprising a
- translation look aside buffer, with said CPU, said
- translation look aside buffer including a selected number of
- 4 lockable entries for storing addresses to secure information
- 5 in memory
- 1 9. The system of Claim 1 and further comprising on-chip
- 2 random access memory including a selected amount of memory
- 3 space for storing address translation tables.
- 1 10. The system of Claim 1 wherein said set of programmable
- 2 elements comprises a set of fuses.
- 1 11. The system of Claim 1 wherein said set of programmable
- 2 elements comprise a set of bond options.
- 1 12. The system of Claim 1 wherein said set of programmable
- 2 elements comprises a set of antifuses.
- 1 13. The system of Claim 1 wherein said set of programmable
- 2 elements comprises a set of read-only memory cells.
- 1 14. The system of Claim 1 wherein said set of programmable
- 2 elements comprises a set of write-once memory cells.
- 1 15. The system of Claim 1 wherein said set of programmable
- 2 elements comprises a set of FLASH memory cells.

1	16. A method for selective secure operation of a system
2	comprising the steps of:
3	disabling debug circuitry forming a part of the system
4	on a chip at power on reset to prevent access by an
5	unauthorized party to security resources;
6	determining whether a security procedure is called for
7	during system initialization from boot memory; and
8	attempting to execute a selected security procedure
9	when a security procedure is called for during system
10	initialization, comprising the steps of:
11	mapping a vector to the selected location in boot
12	memory storing security code calling a selected
13	security procedure;
14	executing the security code in boot memory to
15	determine whether the called security procedure is
16	valid; and
17	operating the system in a secure environment in
18	response to the called security procedure when the
19	called security procedure is valid.

3 4

5

6

7

8

1	17. The method of Claim 16 and further comprising the step
2	of booting for unsecured operation if a security procedure
3	is not called for in response to said step of determining,
4	comprising the substeps of:
5	selecting one of internal AND external boot memory
6	options;
7	in response to the selection of the internal boot
8	memory option, mapping the vector to a default location in
9	internal boot memory;
10	in response to the selection of the external boot
11	memory option, mapping the vector to a location in external
12	boot memory;
13	enabling the debug circuitry and
14	executing boot code pointed-to by the vector.

18. The method of Claim 17 wherein said substep of mapping the vector in external memory comprises the further substeps of:

remapping a chip select signal controlling the external memory to point-to currently executing memory space; and

changing a program counter to the vector such that a fetch of an instruction changing the program counter is completed prior to completion of said step of remapping.

2

3

4 5

6

7

9

10

11

12 13

1	19.	The	method	of	Claim	18	wherein	said	vector	comprises	ē
2	CPU :	reset	vecto	c.							

20. The method of Claim 16 wherein execution of the security code in boot memory determines that the called security procedure is invalid and said method further comprises the steps of:

remapping the vector to the boot memory to a location storing second selected security code, the second security code calling a second security procedure;

executing the second selected security code in boot memory to determine if the second security procedure is valid; and

operating the system on a chip in a secure environment in response to the second security procedure when the second security procedure is valid.

- 21. The method of Claim 16 wherein said step of executing the security code in boot memory to determine whether the called security procedure is valid comprises the substep of searching for the called security procedure in external memory coupled to the system on a chip.
- 1 22. The method of Claim 16 and further comprising the step 2 of executing default boot code when the called security 3 procedure is invalid.
- 1 23. The method of Claim 16 wherein said step of determining 2 if a security procedure is called for during system
- initialization comprises the substep of reading the state of
- 4 a set of programmable elements.

- 1 24. The method of Claim 23 wherein said substep of reading
- 2 is performed by logic gates.
- 1 25. The method of Claim 23 wherein said substep of reading
- 2 is performed by a central processing unit

2
3
4
5
6
7
8
9
10
11
12

3

1	26. A method of preventing access and observation of
2	encached information comprising the steps of:
3	generating private information to be encached;
4	storing the private information in memory;
5	updating a translation look aside buffer with
6	descriptors to locations in memory containing the private
7	information;
8	forcing a cache miss to a selected location in cache to
9	be loaded with a selected portion of the private
10	information;
11	retrieving the selected portion of the private
12	information from memory using a corresponding descriptor
13	from the translation look aside buffer;
14	loading the retrieved portion of the private
15	information into the selected location in cache; and
16	locking the selected portion of the private information
17	in the selected location in cache.

- The method of Claim 26 and further comprising the step 27. of locking the descriptor corresponding to the selected portion of the private information in the translation look aside buffer.
- 1 The method of Claim 26 wherein said selected location 2 in cache is associated with a replacement counter base and 3 said step of locking comprises the substep of resetting the replacement counter base to a value higher than the 4 replacement counter base associated with the selected 5 location in cache. 6

4

5

6 7

8

10

11

12

13

14

1

2

3

4

1	29.	The	method	of (	Claim	26	wherei	n said	step	of	updating	J
2	the	trans	slation	100}	c asid	de l	buffer	compris	ses th	ie s	substeps	of

setting up a translation table including entries for generating the descriptors to memory locations storing the private information;

updating a replacement counter to point to a current translation look aside buffer entry to be filled;

forcing a miss to the current translation look aside buffer entry;

performing a table walk through the translation table to generate a descriptor associated with private information in memory; and

loading the descriptor obtained from the table walk in the current translation look aside buffer entry.

- 30. The method of Claim 26 wherein said step of loading the selected portion of the decoded information in cache comprises the step of loading a cache line in instruction cache.
- 1 31. The method of Claim 26 wherein said step of loading the 2 selected portion of the private information in cache
- 3 comprises the step of loading a cache line in data cache.
- 1 32. The method of Claim 26 wherein said step of setting up
- a translation table comprises the step of setting up an
- 3 emulated translation table.

5

6

7

8

9

10

11

12

13

1	33. A method of synthesizing translation tables comprising
2	the steps of:
3	setting up at least one register for storing

setting up at least one register for storing information controlling access to a plurality of memory spaces;

generating a virtual address including a pointer to selected information in the at least one register controlling access to a selected one of the memory spaces;

accessing said selected information at said pointer from the at least one register; and

generating a physical address to the selected one of the memory spaces from the information accessed from the at least one register.

- 1 34. The method of Claim 33 wherein the selected information comprises access permissions.
- 1 35. The method of Claim 33 wherein the selected information 2 comprises cacheability and bufferability bits.
- 1 36. The method Claim 33 wherein the at least one register
- 2 comprises a first register for storing access permissions
- 3 associated with each of the memory spaces, a second
- 4 register for storing a cacheability bit associated with each
- of the memory spaces and a third register for storing a
- 6 bufferability bit associated with each of the memory spaces.

PATENT

37. The method of Claim 33 wherein the selected information accessed from the at least one register comprises a base address to at least one second level register controlling access to a selected part of a selected one of the memory spaces and said step of generating a physical address comprises the substeps of:

accessing selected information in the at least one second level register using the base address and a table index from the virtual address; and

generating the physical address from the selected information accessed from the at least one second level register and page index bits from the virtual address.

38. The method of Claim 33 wherein said information includes for each of the memory spaces a pair of access permission bits, a bufferability bit and a cacheability bit.

5

6

7

8

9

10

11 12

13

14

1 2

3

1

2

3

4

5

6

7

8

1	39.	A method of performing an emulated translation table
2	walk	comprising the steps of:
3		emulating a translation register including a plurali

emulating a translation register including a plurality of entries populated with descriptors;

emulating an index register storing indices associated with the entries of the emulated translation register;

pointing to the emulated translation register with a translation base pointer;

generating an address including index bits to the emulated translation register;

comparing the index bits from the address with the indices stored in the index register; and

selectively accessing a corresponding descriptor in the translation table in response to said step of comparing.

- 40. The method of Claim 39 wherein said step of generating an address comprises the step of generating a virtual address forcing a miss to an associated cache.
- 41. The method of Claim 39 wherein the descriptors comprise selected physical address bits and access permissions and said method further comprises the steps of:

determining from the permissions from the descriptor selectively accessed from the emulated translation table whether a corresponding access to memory is allowed; and

if the access is allowed, generating a physical address to a location in memory using the physical address bits from the accessed descriptor.

5

1	42.	The	method	of	Claim	39	and	further	comprising	the	steps
2	of:										

populating selected entries of the translation register with second level base addresses;

emulating a second level translation register including a plurality of entries populated with second level descriptors;

emulating a second level index register populated with indices to corresponding entries in the second level translation register;

accessing the second level translation register with a base address from the translation register;

comparing index bits from the virtual address with indices in the second level index register; and

in response to said step of comparing, selectively accessing a second level descriptor from the corresponding entry in the second level translation table.

43. The method of Claim 42 wherein the second level descriptors comprise selected second level physical address bits and second level access permissions and said method further comprises the steps of:

determining from the second level permissions of the descriptor selectively accessed from the emulated second level translation table whether a corresponding access to memory is allowed; and

if the access is allowed, generating a physical address to a location in memory using the second level physical address bits from the accessed second level descriptor.

- 1 44. A system comprising:
- a central processing unit operating in response to a
- 3 set of instructions for processing information;
- 4 an interface for providing access to selected circuitry
- forming a part of said system on a chip by an external
- 6 device; and
- 7 a set of programmable security elements for selectively
- 8 enabling and disabling the operation of said interface to
- 9 provide a private environment for processing said
- 10 information.
  - 1 45. The system of Claim 44 wherein said central processing
  - unit, said interface, and said security elements are
  - fabricated on a single integrated circuit chip.
  - 1 46. The system of Claim 45 wherein said integrated circuit
  - 2 chip further includes on-chip read-only memory.
  - 1 47. The system of Claim 45 wherein said integrated circuit
  - 2 chip further includes on-chip random access memory.
  - 1 48. The system of Claim 44 and further comprising memory
  - 2 storing private code for initializing private operation of
  - 3 said system.
  - 1 49. The system of Claim 44 wherein said system forms a
  - 2 portion of a hand-held personal appliance.
  - 1 50. The system of Claim 49 wherein said hand-held appliance
  - 2 comprises and audio decoder.

1	51.	Α	hand-held	audio	decoder	comprising
_				~~~	~~~~	00p==0=:19

- a central processing unit operating in response to a set of instructions for decoding a stream of encoded digital audio data;
- memory for storing said set of instructions; and digital to analog converter circuitry for generating audio from said decoded stream of digital audio data.
- 1 52. The audio decoder of Claim 51 wherein said central processing unit comprises an advanced risk machine.
- 1 53. The audio decoder of Claim 51 wherein said stream of 2 encoded digital data comprises a stream of MPEGx, Layer 3 3 encoded audio data.
- 54. The audio decoder of Claim 51 wherein said stream of encoded digital data comprises a stream of ACC encoded digital data.
- 55. The audio decoder of Claim 51 wherein said stream of encoded digital data comprises a stream of MS Audio encoded digital data.
- 1 56. The audio decoder of Claim 51 wherein said decoder is
- 2 capable of operating correctly from one AA battery for a
- 3 period of at least one hour.

the steps of:

A method of synthesized address translation comprising

1

2

1

3	setting up at least one global register having a
4	plurality of entries each for storing access control bits
5	for a corresponding region of memory each comprising a
6	plurality of locations having common access characteristics;
7	and
8	setting up an individual register for storing a
9	descriptor corresponding to a region of memory having
10	differing access characteristics;
11	generating an address including an index;
12	in response to a first state of the index, accessing
13	said descriptor from the individual register; and
14	in response to a second state of the index, performing
15	the substeps of:
16	accessing the access control bits from a selected
17	one of the global registers pointed-to by said index;
18	and
19	generating a descriptor by merging the access
20	control bits accessed from the selected one of the
21	global registers with selected bits of said address.

- 58. The method of Claim 57 and further comprising the steps of:
- 3 setting up a constant register for storing a constant;
  4 and
- in response to a third state of the index, accessing a constant from said constant register.
- 1 59. The method of Claim 58 wherein the constant register comprises hardwired gates.

1	60.	The	method	of	Claim	57	wherein	the	access	control	bits
---	-----	-----	--------	----	-------	----	---------	-----	--------	---------	------

- 2 comprise access permission bits, cacheability bits and
- 3 bufferability bits.

- 1 61. The method of Claim 57 wherein said at least one
- 2 register comprises a first register having a plurality of
- 3 entries each for storing access permission bits for a
- 4 corresponding one of the regions, a second register having
- a plurality of entries each for storing a cacheability bit
- for a corresponding one of the regions and a third register
- 7 having a plurality of entries each for storing a
- 8 bufferability bit for a corresponding one of the regions.

62.	The	${\tt method}$	of	Clai	m 57	where	ein	said	desci	riptor	
compi	cises	s first	lev	rel d	escr	iptor	ind	cludin	g an	second	level
index	c, tl	ne metho	od f	urth	er c	ompri	sing	g the	steps	of:	

setting up at least one second level global register having a plurality of entries each for storing access control bits for a corresponding region of memory comprising a plurality of locations having common access characteristics; and

setting up a second level individual register for storing a descriptor corresponding to a region of memory having differing access characteristics;

in response to a first state of the second level index, accessing the descriptor from the second level individual register; and

in response to a second state of the second level index, performing the substeps of:

accessing said access control bits from a selected one of the second level global registers pointed-to by said second level index; and

generating a second descriptor by merging the access control bits accessed from the selected one of the second level global registers with selected bits of the address.

63. The method of Claim 62 and further comprising the steps of:

setting up a second level constant register for storing a second level constant; and

in response to a third state of the second level index, accessing a second level constant from the second level constant register.

- 1 64. The method of Claim 58 wherein the second constant
- 2 register comprises hardwired gates.
- 1 65. The method of Claim 57 wherein the access control bits
- 2 comprise access permission bits, cacheability bits and
- 3 bufferability bits.